24LC02 DATASHEET PDF
The IC 24LC01/24LC02 uses the I2C addressing proto- col and 2-wire serial interface which includes a bidirec- tional serial data bus synchronized by a clock. Microchip 24LC02 EEPROM are available at Mouser Electronics. Mouser offers inventory, pricing, & datasheets for Microchip 24LC02 EEPROM. Description, Bit/Bit Serial EePROM Write Protect Memory Chips. Company, Pronics. Datasheet, Download 24LC02 datasheet. Quote. Find where to.
|Published (Last):||4 May 2012|
|PDF File Size:||5.67 Mb|
|ePub File Size:||20.66 Mb|
|Price:||Free* [*Free Regsitration Required]|
Output Valid from Clock.
24LC02 Datasheet(PDF) – Ceramate Technical
Upon receipt of this ad- dress, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. A datashest write is initiated the same as byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. After receiving the 8-bit data word, the EEPROM will output a zero and the address- ing device, such as a microcontroller, must terminate the write sequence with a stop con- dition. After this period the first clock pulse is generated.
A read operation is initi- ated if this bit is high and a write operation is initiated if this bit is low. Hardware controlled write protection. Since the device will not acknowledge during a write cycle, this can be used to determine when the datasjeet is complete this feature can be used to maximize bus throughput. The device address word consist of a mandatory one, zero sequence for the first four most significant bits refer to the diagram show- dayasheet the Device Address.
If the device is still datawheet with the. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
Search field Part name Part description.
If not, the chip will return to a standby state. The higher data word address bits are not incremented, re- taining the memory page row location refer to Page write timing. For relative timing, refer to timing diagrams.
Partial page write allowed. Write operation with built-in timer.
Internally organized with 8-bit words, the 1K requires a 7-bit data word address for random word addressing. Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle.
During data transfer, the data line must remain stable whenever the clock line is high.
24LC02 (HOLTEK) PDF技术资料下载 24LC02 供应信息 IC Datasheet 数据表 (4/8 页)
A write operation requires an 8-bit data word address following the device address word and acknowledgment. The microcontroller must terminate the page write sequence with a stop condition. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector datadheet.
These three bits must compare to their corresponding hard-wired input pins.
Instead, after the EEPROM satasheet knowledges the receipt of the first data word, the microcontroller can transmit up to seven more data words. Input Capacitance See Note. Characteristics Functional Description Timing Diagrams. Data Input Setup Time. The SDA pin is bidirectional for serial data transfer. Internally organized with 8-bit words, the 2K requires an 8-bit data word address for random word addressing.
This happens during the ninth clock cycle. Commerical temperature range 0. Stresses exceeding the range specified under “Absolute Maxi.
The device is optimized for use in many industrial and com. Serial clock data input. Time in which the bus must be free before a new transmission can start.